Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - XILINX ISE

Search list

[File Format] Xilinx

Description: to generate keygen for xilinx family ise edk
Platform: | Size: 1024 | Author: malik | Hits:

[VHDL-FPGA-Verilog] ISE-user-guide

Description: ISE使用指导,对Xilinx ISE初学者在一定的帮助.-It s a guider of Xilinx ISE,and it s very helpful for someone who just begin to learn Xilinx ISE.
Platform: | Size: 4514816 | Author: horse | Hits:

[VHDL-FPGA-Verilog] ADC0832_test

Description: ADC0832是一个8-bit的ADC转化芯片，工作频率为250Khz，最大频率可达400Khz，转化通道有两个，输入电压可分有单端或差分形式。本测试使用单端电压输入形式，从昔年的CH0输入电压，使用Xilinx XC3S200AN开发板，并且使用Xilinx ise工具中的ChipScope工具来查看转化后的DO数据是否正确。经验证，输入电压范围是0V--5.5V,当电压达到5.5V时，满刻度.-ADC0832 is an 8-bit conversion of the ADC chip, the working frequency of 250Khz, the maximum frequency of up to 400Khz, into two channels, the input voltage can be divided into single-ended or differential form. This test used the form of single-ended voltage input, from the previous years of the CH0 input voltage, the use of Xilinx XC3S200AN development board, Xilinx ise tools and use of ChipScope tool to see into the post-DO data is correct. Validated, input voltage range is 0V- 5.5V, when the voltage reaches 5.5V, the full-scale.
Platform: | Size: 3628032 | Author: zhangjiansen | Hits:

[Embeded-SCM Develop] 32bitRISC

Description: 一个精简版本的32比特RISC处理机， 内附xilinx ISE的工程文件-A streamlined version of the 32-bit RISC processor, containing the project file xilinx ISE
Platform: | Size: 1886208 | Author: maxi gu | Hits:

[VHDL-FPGA-Verilog] ISE_11.1_licgen_v2

Description: 这是赛灵思公司新出的ISE 11的破解方法，很有用的啊，详细的应用见里面的介绍啊。-This is the new Xilinx ISE 11 out of the crack method, very useful, ah, the application of detailed introduction see inside ah.
Platform: | Size: 477184 | Author: qinqiong | Hits:

[VHDL-FPGA-Verilog] 61EDA_C2194

Description: < xilinx ise 9.x fpga cpld设计指南>>, xilinx设计经典中的经典书籍,讲得非常全面.是fpga设计人员不可或缺的书籍-xilinx design classic of the classic books, put it very comprehensive. fpga design is an indispensable book
Platform: | Size: 4421632 | Author: feifei | Hits:

[VHDL-FPGA-Verilog] Multiplier

Description: It s a design of a 4*4 multiplier based on Verilog, using Xilinx ISE.
Platform: | Size: 859136 | Author: wayne | Hits:

[VHDL-FPGA-Verilog] Xilinx_ISE_Tutorial

Description: A brief but very useful tutorial for the Xilinx ISE.
Platform: | Size: 889856 | Author: xinghe | Hits:

[VHDL-FPGA-Verilog] tutorial

Description: 计数器 平台：Xilinx ise 10.1 说明：和ise10.1快速帮助手册配套的源码，适用于初学者。-counter platform: Xilinx ise 10.1 comment: supplement to ise quick start tutorial 10.1, suitable for freshman to fpga and ise software.
Platform: | Size: 310272 | Author: kn | Hits:

[Other Embeded program] Receiver

Description: 基于802.11a的OFDM基带硬件设计的verilog代码，在Xilinx ISE环境下实现-The OFDM-based 802.11a baseband hardware design of the verilog code, in the Xilinx ISE environment to achieve
Platform: | Size: 2328576 | Author: 肖夜 | Hits:

[VHDL-FPGA-Verilog] CFO_Correction

Description: 载波频率同步Verilog程序 基于xilinx ise 实现-Carrier frequency synchronization Verilog program is based on xilinx ise to achieve
Platform: | Size: 412672 | Author: sunk | Hits:

[VHDL-FPGA-Verilog] Processor_alu

Description: this Code is in verilog HDL. This Code is for piplined processor with 4 opcode. this will work in three cycle latch, decode and exicute.. test bench for xilinx ise is laos given
Platform: | Size: 4096 | Author: Yogesh PAtel | Hits:

[VHDL-FPGA-Verilog] A8255V4

Description: A8255.ZIP contains code that implement a modified 8255 Peripherial Port Controller. The code is written in verilog and project is made for XILINX ISE.
Platform: | Size: 540672 | Author: asimlink | Hits:

[Software Engineering] lcd_controller

Description: LCD controller 320x240 XC95144, building Xilinx ISE 6.0 Platform VHDL.
Platform: | Size: 4448256 | Author: Meke | Hits:

[VHDL-FPGA-Verilog] Xilinx_FPGA_tutorial

Description: Xilinx ISE软件使用实例 Foundation入门 参数编辑 设计管理器/设计流程向导 FPGA editor 底层编辑器(floorplanner) 硬件调试器（hardware debuger) JTAG编程（JTAG Programmer) LogiBLOX 　 　 Xilinx FPGA设计进阶 FPGAexpress的使用 Vertex器件结构 层次设计和同步电路设计 HDL设计 时间参数 底层编辑-Xilinx ISE Software Foundation started an instance parameter editing Design Manager/Design Flow Wizard underlying FPGA editor editor (floorplanner) hardware debugger (hardware debuger) JTAG programming (JTAG Programmer) LogiBLOX Xilinx FPGA designs using advanced FPGAexpress hierarchy of Vertex device design and synchronization circuit design parameters of the underlying HDL design time editing
Platform: | Size: 5903360 | Author: lurker | Hits:

[Other] eetop[1].cn_ise_book

Description: Xilinx ISE 9.x fpga&cpld设计指南 光盘附带内容
Platform: | Size: 3807232 | Author: 罗德文 | Hits:

[Linux-Unix] Xilinx_ISE_FPGA

Description: TRAININ xilinx ISE 11.1-TRAININ xilinx ISE 11.1
Platform: | Size: 43082752 | Author: THEZOOZ | Hits:

[VHDL-FPGA-Verilog] XilinxISEDesignSuite12.1

Description: Xilinx ISE Design Suite 12.1 cd key
Platform: | Size: 1024 | Author: grs | Hits:

[VHDL-FPGA-Verilog] ise_book

Description: Xilinx公司推荐FPGA培 训教材Xilinx ISE 9.xFPGA/CPLD设计指南的配套光盘内容，每个程序含verilog和VHDL两具版本-Training materials recommended by Xilinx Xilinx ISE 9.xFPGA/CPLD FPGA design guidelines supporting the CD content, each program contains two versions of verilog and VHDL
Platform: | Size: 8774656 | Author: 王建伟 | Hits:

[VHDL-FPGA-Verilog] VHDL-Xilinx-ISE-a-ModelSim

Description: VHDL上机手册（基于Xilinx ISE & ModelSim）-VHDL-on manual (based on the Xilinx ISE & ModelSim)
Platform: | Size: 831488 | Author: l | Hits:
« 1 2 34 5 6 7 8 9 10 ... 27 »

CodeBus www.codebus.net